

-1-

DESCRIPTION

SWITCHING REGULATOR

5 TECHNICAL FIELD

The present invention relates to a switching regulator that reduces power consumption by performing a predetermined standby operation upon suspension of inputting of a clock signal.

10

BACKGROUND ART

In recent years, small-size portable apparatuses such as cellular phones have been widely used. Such small-size portable apparatuses employ small-size rechargeable 15 (secondary) batteries as power supply. In order to make the rechargeable batteries smaller in size and usable for as long a period as possible, attempts have been made to improve battery performance and make apparatuses consume less power.

Most of the power supply circuits used in such 20 small-size portable apparatuses employ a switching regulator in order to improve efficiency. When the apparatus enters a standby state, the power supply circuit also switches to a standby operation consuming less power, thereby reducing power consumption by the apparatus.

25 FIG. 1 is a circuit diagram showing a conventional

-2-

switching regulator 100 . Such a circuit is employed in, for instance, LTC1878, a power supply IC of Linear Technology-Corporation .

5 The switching regulator 100 of FIG. 1 generates a predetermined constant voltage from a supply voltage Vdd from a direct current power supply 110, and outputs the constant voltage to a load 111 .

The switching regulator 100 includes a switching transistor Ma performing output control of the supply voltage 10 Vdd, a transistor Mb for synchronous rectification (synchronous rectification transistor Mb) , an inductor La and a capacitor Ca for smoothing, and resistors Ra and Rb for output voltage detection generating and outputting a divided voltage Vda by dividing a voltage Vo output to the load 111.

15 The switching regulator 100 also includes a reference voltage generator circuit 102, an error amplifier circuit 103, and a triangle wave generator circuit 104. The reference voltage generator circuit 102 generates and outputs a predetermined reference voltage Vr. The error amplifier circuit 103 compares the divided voltage Vda and the reference voltage Vr, amplifies the difference between the voltages Vda and Vr, and outputs the amplified difference. The triangle wave generator circuit 104 generates and outputs a triangle wave signal TW of a predetermined frequency synchronizing with 20 an externally input clock signal. The switching regulator 100

-3-

further includes a PWM (pulse-width modulator) circuit 105 and a drive circuit 106. The PWM circuit 105 generates a pulse signal for performing PWM control based on the output voltage of the error amplifier circuit 103 and the triangle wave 5 signal TW from the triangle wave generator circuit 104, and outputs the generated pulse signal. The drive circuit 106 drives the switching transistor Ma and the synchronous rectification transistor Mb by generating a control signal PD for controlling switching of the switching transistor Ma and a 10 control signal ND for controlling switching of the synchronous rectification transistor Mb in accordance with the pulse signal from the PWM circuit 105 .

In the switching regulator 100, all parts except the inductor La and the capacitor Ca are integrated into a single 15 IC 108. The IC has a TVdd terminal, a GND terminal, a TCLK terminal, a TSTB terminal, an FB terminal, and an LX terminal. A clock signal CLK is externally input to the TCLK terminal. The triangle wave generator circuit 104 generates and outputs a triangle wave signal synchronizing with the clock signal CLK.. 20 A standby signal STB is externally input to the TSTB terminal. The STB signal is input to each of the error amplifier circuit 103, the triangle wave generator circuit 104, the PWM circuit 105, and the drive circuit 106. When the standby signal STB is asserted, each of the error amplifier circuit 103, the 25 triangle wave generator circuit 104, the PWM circuit 105, and

-4-

the drive circuit 106 stops its operation, and each of the switching transistor Ma and the synchronous rectification transistor Mb turns OFF.

On the other hand, the power supply circuit is  
5 converted into an integrated circuit (IC) so as to be housed in as small a package as possible for downsizing. Therefore, it is important to reduce the number of terminals of the IC. Accordingly, it is considered that the number of terminals is reduced by assigning multiple functions to one IC terminal.

10 FIG. 2 is a circuit diagram showing a switching regulator configured in this manner (for instance, Japanese Laid-Open Patent Application No. 9-121535).

Referring to FIG. 2, the Vc terminal of an IC for switching regulator 120 is grounded through an externally attached resistor R10 and capacitor C10. The collector of an NPN transistor Q1 is connected to the connection of the resistor R10 and the capacitor C10. The emitter of the NPN transistor Q1 is grounded.

The Vc terminal is connected to the output of an  
20 error amplifier circuit in the IC 120, so that phase compensation is performed with the externally attached resistor R10 and capacitor C10. Further, a soft-start function is realized by charging the capacitor C10 with a constant current source provided in the IC 120. Further, when  
25 the voltage at the Vc terminal is reduced by turning ON the

-5-

NPN transistor Q1, the IC 120 is put in a standby state by a circuit contained in the IC 120, thereby reducing power consumption. Thus, an increase in the number of IC terminals is avoided by enabling switching among the three operations of 5 phase compensation, soft-start, and standby using the single terminal Vc.

However, in the configurations of FIGS. I\_O and 11, in order to stop the operation of the switching regulator to reduce power consumption, an external circuit generating a 10 control signal for causing such an operation to be performed is required. If the external circuit is formed of a n IC, a terminal for outputting the control signal is required. Further, in the configuration of FIG. 1, a terminal for inputting the external control signal is required. The number 15 of IC terminals depends on an IC package to be used. If the number of required IC terminals exceeds the number of terminals of the IC package to be used even by one, a larger, more expensive package should be used. Further, if the IC package to be used has a free extra terminal, another function 20 may be added to the terminal, thus making it possible to increase the value of the IC. Accordingly, it has been a very important task to reduce the number of terminals of an IC.

DISCLOSURE OF THE INVENTION

25 Accordingly, it is a general object of the present

-6-

invention to provide a switching regulator in which the above-described disadvantages are eliminated.

A more specific object of the present invention is to provide a switching regulator that switches to a standby 5 operation in accordance with the presence or absence of an external clock signal necessary for the operation of the switching regulator, thereby omitting a dedicated IC terminal for switching the switching regulator to the standby operation..

The above objects of the present invention are 10 achieved by a switching regulator converting an input voltage into a predetermined constant voltage and outputting the constant voltage from an output terminal, the switching regulator including: a switching transistor controlling output of the input voltage by switching in accordance with a control 15 signal input to a control electrode; a smoothing circuit part configured to smooth an output voltage of the switching transistor and output the smoothed output voltage to the output terminal; a control circuit part configured to control the switching of the switching transistor in synchronization 20 with an externally input clock signal so that a voltage at the output terminal is the predetermined constant voltage; and a clock signal detector circuit part configured to detect presence or absence of inputting of the clock signal, wherein upon detecting stoppage of the inputting of the clock signal, 25 the clock signal detector circuit part causes the control

-7-

circuit part to stop operating and perform a standby operation for reducing power consumption and thereby to turn off the switching transistor.

A switching regulator according to one embodiment of 5 the present invention includes a clock signal detector circuit part that, upon detecting stoppage of inputting of a clock signal, causes a control circuit part to stop operating and perform a standby operation for reducing power consumption and thereby to turn off the switching transistor. This obviates 10 the need for an IC terminal to which a standby signal is externally input, which is conventionally required as an independent terminal, in an IC forming the switching regulator.. Further, if an external control circuit generating the standby signal is formed of an IC, a terminal for outputting the 15 standby signal becomes unnecessary in the IC. Thus, it is possible to save on the terminals of an IC package. If this saving results in a newly available terminal, it is possible to provide the IC with an additional function. Saving on IC terminals makes it possible to use a less expensive, smaller 20 IC package.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects, features and advantages of the present invention will become more apparent from the following 25 detailed description when read in conjunction with the

-8-

accompanying drawings, in which:

FIG. 1 is a circuit diagram showing a conventional switching regulator;

5 FIG. 2 is a circuit diagram showing another conventional switching regulator;

FIG. 3 is a circuit diagram showing a configuration of a switching regulator according to a first embodiment of the present invention;

10 FIG. 4 is a circuit diagram showing a configuration of a clock pulse detector circuit according to the first embodiment of the present invention;

FIG. 5 is a timing chart of signals showing an operation of the clock pulse detector circuit of FIG. 4 according to the first embodiment of the present invention;

15 FIG. 6 is a diagram showing another configuration of an edge detector circuit shown in FIG. 4 according to the first embodiment of the present invention;

FIG. 7 is a diagram showing yet another configuration of the edge detector circuit shown in FIG. 4 according to the first embodiment of the present invention;

20 FIG. 8 is a diagram showing still another configuration of the edge detector circuit shown in FIG. 4 according to the first embodiment of the present invention;

FIG. 9 is a block diagram showing an internal 25 configuration of a triangle wave generator circuit shown in

-9-

FIG. 3 according to the first embodiment of the present invention ;

FIG. 10 is a circuit diagram showing another configuration of the switching regulator according to the 5 first embodiment of the present invention; and

FIG. 11 is a circuit diagram showing a configuration of a switching regulator according to a second embodiment of the present invention.

10 BEST MODE FOR CARRYING OUT THE INVENTION

A description is given below, with reference to the accompanying drawings, of embodiments of the present invention.

[First Embodiment]

FIG. 3 is a circuit diagram showing a configuration 15 of a switching regulator 1 according to a first embodiment of the present invention.

Referring to FIG. 3, the switching regulator 1 converts a supply voltage Vdd input from a direct current power supply 10 into a predetermined constant voltage, and 20 outputs the constant voltage to a load 11 connected to an output terminal OUT.

The switching regulator 1 includes a switching transistor M1 formed of a PMOS transistor performing output control of the supply voltage Vdd input to a TVdd terminal, a 25 transistor M2 formed of an NMOS transistor for synchronous

-10-

rectification (synchronous rectification transistor M2), an inductor L1 and a capacitor C1 for smoothing, and resistors R1 and R2 for output voltage detection generating and outputting a divided voltage VdI by dividing a voltage Vo output from the 5 output terminal OUT. The switching regulator 1 also includes a reference voltage generator circuit 2, an error amplifier circuit 3, and a triangle wave generator circuit 4. The reference voltage generator circuit 2 generates and outputs a predetermined reference voltage VrI. The error amplifier 10 circuit 3 compares the divided voltage VdI and the reference voltage VrI, generates a voltage Ver by amplifying the difference between the voltages VdI and VrI, and outputs the voltage Ver. The triangle wave generator circuit 4 generates and outputs a predetermined triangle wave signal TW 15 synchronizing with a clock signal CLK input from the clock signal generator part of an external control circuit 12.

The switching regulator 1 further includes a PWM circuit 5 and a drive circuit 6. The PWM circuit 5 compares the output voltage Ver of the error amplifier circuit 3 and 20 the voltage of the triangle wave signal TW provided from the triangle wave generator circuit 4, thereby generating and outputting a pulse signal Spw for performing PWM control. The pulse signal Spw has a pulse width according to the output voltage Ver. The drive circuit 6 drives the switching 25 transistor M1 and the synchronous rectification transistor M2.

-11-

by generating a control signal PD for controlling switching of the switching transistor M1 and a control signal ND for controlling switching of the synchronous rectification transistor M2 in accordance with the pulse signal Spw provided 5 from the PWM circuit 5.

The switching regulator 1 further includes a clock pulse detector circuit 7. The clock pulse detector circuit 7 controls the operation of each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, 10 and the drive circuit 6 according to whether the clock signal CLK is input. In the switching regulator 1, all parts except the inductor L1 and the capacitor C1 are integrated into a single IC 13. The IC 13 includes the TVdd terminal, a GND terminal, a TCLK terminal, an LX terminal, and an FB terminal. 15 The supply voltage Vdd, which is positive supply voltage, is input to the TVdd terminal. The GND terminal is connected to ground or a negative supply voltage. The clock signal CLK is input to the TCLK terminal.

The reference voltage generator circuit 2, the error 20 amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, the drive circuit 6, and the resistors R1 and R2 may form a control circuit part. The synchronous rectification transistor M2, the inductor L1, and the capacitor C1 may form a smoothing circuit part. The clock 25 pulse detector circuit 7 may form a clock signal detector

-12-

circuit part. The resistors R1 and R2 may form an output voltage detector circuit. The TVdd terminal may form a first power supply terminal. The GND terminal may form a second power supply terminal. The TCLK terminal may form a clock signal input terminal. The LX terminal may form a pulse output terminal. The FB terminal may form an output voltage input terminal.

The direct current power supply 10 is connected between the TVdd terminal and the GND terminal. The switching transistor M1 and the synchronous rectification transistor M2 are connected in series between the TVdd terminal and ground. The connection of the switching transistor M1 and the synchronous rectification transistor M2 is connected to the LX terminal. The inductor L1 is connected between the LX terminal and the output terminal OUT. The capacitor C1 is connected between the output terminal OUT and ground. A series circuit of the resistors R1 and R2 is connected through the FB terminal between the output terminal OUT and ground. The connection of the resistors R1 and R2 is connected to the inverting input terminal of the error amplifier circuit 3. The reference voltage VrI is input to the non-inverting input terminal of the error amplifier circuit 3.

The output voltage Ver of the error amplifier circuit 3 is output to the inverting input terminal of a 25 comparator forming the PWM circuit 5. The triangle wave

-13-

signal  $TW$  is output to the non-inverting input terminal of the comparator forming the PWM circuit 5. The pulse signal  $Spw$  provided from the PWM circuit 5 is output to the drive circuit 6. The drive circuit 6 outputs the control signal  $PD$  for 5 controlling switching of the switching transistor  $M1$  to the gate of the switching transistor  $M1$ . The drive circuit 6 outputs the control signal  $ND$  for controlling switching of the synchronous rectification transistor  $M2$  to the gate of the synchronous rectification transistor  $M2$ . The clock pulse 10 detector circuit 7 outputs a standby signal  $STB$  to each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6. The standby signal  $STB$  is asserted according to whether the clock signal  $CLK$  is input.

15 In this configuration, when the switching transistor  $M1$  performs switching so as to turn ON, the inductor  $L1$  is supplied with current. At this point, the synchronous rectification transistor  $M2$  is turned OFF. When the switching transistor  $M1$  turns OFF, the synchronous rectification 20 transistor  $M2$  turns ON, so that energy stored in the inductor  $L1$  is released through the synchronous rectification transistor  $M2$ . Current generated at this point is smoothed by the capacitor  $C1$  to be output to the load  $11$  from the output terminal  $OUT$ . Further, the output voltage  $Vo$  output from the 25 output terminal  $OUT$  is divided between the resistors  $R1$  and  $R2$ .

-14-

for output voltage detection, so that the divided voltage  $V_{DI}$  is input to the inverting input terminal of the error amplifier circuit 3.

When the output voltage  $V_o$  of the switching regulator 1 increases, the output voltage  $V_{ER}$  of the error amplifier circuit 3 decreases, so that the duty cycle of the pulse signal  $S_{PW}$  provided from the PWM circuit 5 is reduced. As a result, the ON-time of the switching transistor  $M_1$  is reduced, so that the switching regulator 1 is controlled to 10 reduce its output voltage  $V_o$ . When the output voltage  $V_o$  of the switching regulator 1 is reduced, the opposite of the above-described operation is performed. In consequence, the output voltage  $V_o$  of the switching regulator 1 is controlled to be constant.

15 Here, if inputting of the clock signal  $CLK$  from the control circuit 12 to the triangle wave generator circuit 4 through the  $TCLK$  terminal is stopped, that is, if the  $TCLK$  terminal is fixed to a high level (HIGH) or low level (LOW), the clock pulse detector circuit 7 asserts the standby signal 20  $STB$  output to each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6. When the standby signal  $STB$  is asserted, each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 25 6 stops its operation, and both the switching transistor  $M_1$

-15-

and the synchronous rectification transistor M2 turn OFF, so that the IC 13 switches to a standby operation (standby mode), which is a low power consumption operation mode.

The clock pulse detector circuit 7 negates the 5 standby signal STB output: to each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6 while the clock signal CLK is being input from the control circuit 12 to the triangle wave generator circuit 4 through the TCLK terminal, that is, 10 while the level of the TCLK terminal is alternating between HIGH and LOW in a predetermined cycle. When the standby signal STB is negated, each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6 starts to operate, and the switching 15 transistor M1 and the synchronous rectification transistor M2 perform switching in accordance with the control signals PD and ND, respectively, input to their respective gates. Thus, the IC 13 enters a normal operating condition.

Next, FIG. 4 is a circuit diagram showing a 20 configuration of the clock pulse detector circuit 7.

Referring to FIG. 4, the clock pulse detector circuit 7 includes an edge detector circuit 20 detecting the rising edge of the clock signal CLK, an NMOS transistor M3, a capacitor C2, a current source 21 supplying a current  $i_1$ , and 25 an inverter 22. The edge detector circuit 20 includes

-16-

inverters 23 through 26 and a NAND circuit 27. The current source 21 and the capacitor C2 may form an integrating circuit.. The NMOS transistor M3 may form a switching device. The inverter 22 may form a binarizing circuit. A first input 5 terminal of the NAND circuit 27 is connected to the TCLK terminal. The inverters 23 through 25 are connected in series between the TCLK terminal and a second input terminal of the NAND circuit 27.

The inverter 26 is connected between the output 10 terminal of the NAND circuit 27 and the gate of the NMOS transistor M3. On the other hand, the current source 21 and the capacitor C2 are connected in series between the supply voltage Vdd and ground. The transistor M3 and the capacitor C2 are connected in parallel between the supply voltage Vdd 15 and ground. The input terminal of the inverter 22 is connected to the connection of the current source 21 and the capacitor C2. The standby signal STB is output from the output terminal of the inverter 22 . The connection of the output terminal of the inverter 25 and the second input 20 terminal of the NAND circuit 27 is referred to as A. The connection of the output terminal of the NAND circuit 27 and the input terminal of the inverter 26 is referred to as B . Further, the connection of the output terminal of the inverter 26 and the gate of the NMOS transi-stor M3 is referred to as C . 25 The connection of the current sourrce 21 and the capacitor C2

-17-

is referred to as D.

FIG. 5 is a timing chart of signa\_Ls showing an operation of the clock pulse detector circuit 7 of FIG. 4 having the above-described configuration. A description is 5 given, with reference to FIG. 5, of an operation of the clock pulse detector circuit 7.

The signal level of a waveform at the A point is the reversal of that of the clock signal CLK with a delay caused by the inverters 23 through 25. Accordingly, only when the 10 clock signal CLK rises, both input terminals of the NAND circuit 27 are HIGH for a period of the delay caused by the inverters 23 through 25. As a result, a waveform at the B point, that is, the output signal of the NAND circuit 27, is LOW for a period equivalent to the period of the delay caused 15 by the inverters 23 through 25 when the clock signal CLK rises.. The output signal of the NAND circuit 27 has its signal level inverted by the inverter 26, and is input to the gate of the NMOS transistor M3. The terminal voltage of the capacitor C2, that is, a voltage at the D point, is substantially ground 20 voltage when the NMOS transistor M3 is ON, but increases when the NMOS transistor M3 is OFF. However, if the voltage at the D point does not reach the threshold voltage Vth of the inverter 22 before the next rise in the clock signal CLK, the 25 standby signal STB is not asserted because the output terminal of the inverter 22 is kept HIGH or maintains a high level.

-18-

That is, by making a time period for charging the capacitor C2 until the voltage at the D point reaches the threshold voltage Vth of the inverter 22 slightly longer than the interval at which the edge detector circuit 20 detects the rising edge of 5 the clock signal CLK, it is possible to prevent the IC 13 from switching to the standby operation (or entering the stsndby mode) while the clock signal CLK is being input and to cause the IC 13 to switch to the standby operation immediately after disappearance of a clock pulse from the clock signal CLK.

10 With the TCLK terminal being fixed to HIGH or LOW without inputting of the clock signal CLK, the output terminal of the inverter 26, which forms the output terminal of the edge detector circuit 20, is LOW, so that the NMOS transistor M3 is OFF. Therefore, the voltage at the D point increases 15 until it exceeds the threshold voltage Vth of the inverter 22. When the voltage at the D point exceeds the threshold voltage Vth of the inverter 22, the signal level of the output signal of the inverter 22 is inverted to LOW, so that the standby signal STB is asserted. When the clock signal CLK is input to 20 the TCLK terminal, the standby signal STB is negated.

If a period for which the NMOS transistor VL3 is caused to be ON, or the ON-time of the NMOS transistorr M3, by the edge detector circuit 20 of FIG. 4 is short, the number of inverters of the delay circuit formed by the three inserters 25 23 through 25 may be increased, or alternatively, as shown in

-19-

FIG. 6, a capacitor C3 may be connected between the output terminal of the inverter 23 and ground so as to increase a delay period. In the case of increasing the number of inverters, however, the total number of inverters should 5 always be an odd number.

In the case of detecting the falling edge of the clock signal CLK, the inverter 26 and the NAND circuit 27 in the edge detector circuit 20 of FIG. 4 may be replaced by a NOR circuit 31 as shown in FIG. 7. In order to detect both 10 rising edge and falling edge of the clock signal CLK, the NAND circuit 27 in the edge detector circuit 20 of FIG. 4 may be replaced by an ExOR (exclusive-OR) circuit 32 as shown in FIG. 8. In FIG. 4, the current source 21 may be replaced by a resistor, and the inverter 22 may be replaced by a comparator 15 having a reference voltage input to one of its input terminals..

Next, FIG. 9 is a block diagram showing an internal configuration of the triangle wave generator circuit 4. FIG. 9 illustrates a case where a PLL circuit is employed.

Referring to FIG. 9, the triangle wave generator 20 circuit 4 includes a phase and frequency comparator 41, a loop filter 42, a triangle wave oscillator 43, and a waveform shaping circuit 44. The phase and frequency comparator 41 compares the phases and frequencies of two input signals, and increases or decreases its output voltage in accordance with 25 the results of the comparison. The loop filter 42 smoothes

-20-

and outputs the output voltage of the phase and frequency comparator 41. The triangle wave oscillator 43 generates and outputs the triangle wave signal TW of a frequency according to voltage input from the loop filter 42. The waveform 5 shaping circuit 44 converts the triangle wave signal TW output from the triangle wave oscillator 43 into a rectangular wave by shaping its waveform, and outputs the rectangular wave signal to the phase and frequency comparator 41.

The phase and frequency comparator 41 compares the 10 phases and frequencies of the input clock signal CLK and the rectangular wave signal input from the waveform shaping circuit 44, and increases or decreases its output voltage in accordance with the results of the comparison. Further, the standby signal STB is input from the clock pulse detector 15 circuit 7 to the phase and frequency comparator 41, the triangle wave oscillator 43, and the waveform shaping circuit 44. Each of the phase and frequency comparator 41, the triangle wave oscillator 43, and the waveform shaping circuit 44 stops its operation when the standby signal STB is asserted, 20 and starts its operation when the standby signal STB is negated. Thus, the triangle wave generator circuit 4 stops its operation when the standby signal STB is asserted.

A switch for supplying the supply voltage Vdd to the phase and frequency comparator 41, the loop filter 42, the 25 triangle wave oscillator 43, and the waveform shaping circuit

-21-

44 in accordance with the standby signal STB input to a control electrode may be provided so that the switch blocks supply of the supply voltage Vdd to the phase and frequency comparator 41, the loop filter 42, the triangle wave oscillator 43, and the waveform shaping circuit 44 when the standby signal STB is asserted, and allows supply of the supply voltage Vdd to the phase and frequency comparator 41, the loop filter 42, the triangle wave oscillator 43, and the waveform shaping circuit 44 when the standby signal STB is negated .

The above description is given of the case of FIG. 3 where the synchronous rectification transistor M2 is employed. Alternatively, as shown in FIG. 10, a flywheel diode D1 may be used in place of the synchronous rectification transistor M2. 15 In this case, if the diode D1 is, for example, a Schottky barrier diode and is difficult to integrate with the IC 13, the diode D1 is externally attached between the LX terminal of the IC 13 and ground. If the diode D1 is easy to integrate with the IC 13, the diode D1 is provided in the IC 13. 20 Thus, according to the switching regulator 1 of this embodiment, the clock pulse detector circuit 7 determines whether the clock signal CLK is input to the TCLK terminal. When the clock signal CLK is not input, the standby signal STB is asserted so that the standby operation performing a low power consumption operation is performed. When the clock 25

-22-

signal CLK is input, the standby signal STB is negated so that a normal operation is performed. Thus, the standby signal STB is generated inside the switching regulator 1 in accordance with the presence or absence of the externally input clock 5 signal CLK. This obviates the need for an input terminal for a standby signal conventionally required as an independent terminal. As a result, it is possible to reduce the number of necessary terminals of an IC package, thus making it possible to use a less expensive, smaller IC package. Further, 10 conventionally, the standby signal is generated using an external CPU. According to one embodiment of the present invention, it is also possible to reduce the number of IC terminals of such an external circuit, thus making it possible to use a less expensive, smaller IC package for an IC forming 15 the external circuit.

[Second Embodiment]

In the above-described first embodiment, the clock pulse detector circuit 7 generates the standby signal STB in 20 accordance with the presence or absence of the clock signal CLK input from the TCLK terminal. Alternatively, as a second embodiment of the present invention, the standby signal STB may be asserted according to whether a predetermined triangle 25 wave signal TW is output from the triangle wave generator circuit 4.

-23-

FIG. 11 is a circuit diagram showing a configuration of a switching regulator 50 according to the second embodiment of the present invention. In FIG. 11, the same elements as or similar elements to those of FIG. 3 are referred to by the 5 same numerals, and a description thereof is omitted.

According to the switching regulator 50 of this embodiment, a clock pulse detector circuit 51 asserts the standby signal STB according to whether the frequency of the triangle wave signal TW output from the triangle wave 10 generator circuit 4 falls within a predetermined range, and negates the standby signal STB when detecting an input of the clock signal CLK after asserting the standby signal STB. The clock pulse detector circuit 51 may form a clock signal detector circuit part.

15 Referring to FIG. 11, the switching regulator 50 includes the switching transistor M1, the synchronous rectification transistor M2, the inductor L1, the capacitor C1, the resistors R1 and R2, the reference voltage generator circuit 2, the error amplifier circuit 3, the triangle wave 20 generator circuit 4, the PWM circuit 5, the drive circuit 6, and the clock pulse detector circuit 51. The clock pulse detector circuit 51 controls the operation of each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6 according to 25 whether the triangle wave signal TW of a frequency within a

-24-

predetermined range is output from the triangle wave generator circuit 4. In the switching regulator 50, all parts except the inductor L1 and the capacitor C1 are integrated into a single IC 52.

5           The triangle wave signal TW provided from the triangle wave generator circuit 4 and the clock signal CLK provided from the control circuit 12 through the TCLK terminal are input to the clock pulse detector circuit 51. While the triangle wave signal TW of a frequency within a predetermined range is being output from the triangle wave generator circuit 4, the clock pulse detector circuit 51 negates the standby signal STB output to each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6.

15           When the triangle wave generator circuit 4 stops outputting the triangle wave signal TW of a frequency within a predetermined range, the clock pulse detector circuit 51 asserts the standby signal STB output to each of the error amplifier circuit 3, the triangle wave generator circuit 4, the PWM circuit 5, and the drive circuit 6.

          Further, the clock pulse detector circuit 51 negates the standby signal STB when detecting an input of the clock signal CLK after asserting the standby signal STB.

25           In the above description, the clock pulse detector circuit 51 detects stoppage of inputting of the clock signal

-25-

CLK from the output signal of the triangle wave generator circuit 4. Alternatively, the clock pulse detector circuit 51 may detect stoppage of inputting of the clock signal CLK from the output voltage of the phase and frequency comparator 41 or 5 the loop filter 42 forming the triangle wave generator circuit 4.

Thus, according to the switching regulator 50 of the second embodiment, the clock pulse detector circuit 51 asserts the standby signal STB according to whether the output signal 10 of the triangle wave generator circuit 4 is a triangle wave signal of a frequency within a predetermined range, and negates the standby signal STB when detecting an input of the clock signal CLK after asserting the standby signal STB. This makes it possible to produce the same effects as those of the 15 first embodiment. Further, this also makes it possible to detect failure of the triangle wave generator circuit 4. It is possible to stop supplying the constant voltage to the load 11 when failure of the triangle wave generator circuit 4 is detected, thus making it possible to improve reliability.

20 A switching regulator according to one embodiment of the present invention includes a clock signal detector circuit part that, upon detecting stoppage of inputting of a clock signal, causes a control circuit part to stop operating and perform a standby operation for reducing power consumption and 25 thereby to turn off the switching transistor. This obviates

-26-

the need for an IC terminal to which a standby signal is externally input, which is conventionally required as an independent terminal, in an IC forming the switching regulator.

Further, if an external control circuit generating the standby

5 signal is formed of an IC, a terminal for outputting the standby signal becomes unnecessary in the IC. Thus, it is possible to reduce the number of terminals required of an IC package, thus saving on the terminals of the IC package. If this saving results in a newly available terminal, it is

10 possible to provide the IC with an additional function.

Saving on IC terminals also makes it possible to use a less expensive, smaller IC package.

The present invention is not limited to the specifically disclosed embodiments, and variations and 15 modifications may be made without departing from the scope of the present invention. The present application is based on Japanese Priority Patent Application No. 2004-287092, filed on September 30, 2004, the entire contents of which are hereby incorporated by reference.